As AMD makes strides in snatching market share with its high-performance x86 processor designs in the server market, it has announced some of its upcoming 4th generations EPYC families expected sometime in 2023. Focusing on its technical computing and database-focused family codenamed Genoa-X, it is the direct successor to AMD's Milan-X EPYC line-up which launches, later on, this year in Q4. 

Essentially the V-Cache enabled version of AMD's Genoa EPYC CPUs, Genoa-X will include up to 96 Zen 4 cores and 1GB (or more) of L3 cache per socket. We know that Genoa-X will be using the latest SP5 socket (LGA6096), and will feature twelve memory channels, just like the regular Genoa platform which is set to debut in Q4 2022.

This means that the new SP5 platform will support Genoa, Genoa-X, Bergamo, and Siena, although it is unclear if users upgrading from Genoa to Genoa-X will need a new LGA6096 motherboard or if it will be enabled with a firmware update.

As the successor to Milan-X, Genoa-X is designed to slot into the same user segment, with AMD pitching it at customers who have workloads that uniquely benefit from oversized L3 caches – that is, workloads that can predominantly fit in those caches. That includes technical computing workloads (CAM, etc) as well as databases.

We expect to hear more about Genoa-X and any specific features it will bring to the 4th Gen EPYC platform in the future. AMD Genoa-X is scheduled to be released sometime in 2023.

POST A COMMENT

11 Comments

View All Comments

  • boozed - Thursday, June 9, 2022 - link

    "1GB (or more) of L3 cache per socket"

    Now we're talking!
    Reply
  • ballsystemlord - Thursday, June 9, 2022 - link

    Sadly, not for our PCs. Reply
  • Foeketijn - Saturday, June 11, 2022 - link

    What site are we on? I used to run a dual P3 with 1Gb memory to run minesweeper extra fast. Reply
  • nandnandnand - Saturday, June 11, 2022 - link

    The amount that a single core can use won't change between Genoa-X and Raphael-X. Still 96 MiB, same as the 5800X3D. Reply
  • Shorty_ - Thursday, June 9, 2022 - link

    Can you confirm which socket Siena is on? I've heard quite a few rumours it'll be on SP4 not SP5 (which has fewer memory channels etc) Reply
  • Cooe - Friday, June 10, 2022 - link

    Siena almost surely won't be on the massive SP5 socket. It'll basically for SURE be on the smaller SP3-sized SP6 socket (aka the same socket next-gen Threadripper Pro will inevitably use). Hence the "lower cost platform". Reply
  • Andresen - Friday, June 10, 2022 - link

    '.... SP5 socket (LGA6096), and will feature twelve memory channels'. Each DDR5 DIMM got two memory channels that are 32 bit wide. Does this mean that it just operates with 6 DIMMs in parallel? I would rather be informed how wide the memory connection is. I guess the possibilities are 384 bit or 768 bit. A DDR4 DIMM is one channel 64 bit wide, so SP3 is 8 * 64 bit = 512 bit. Reply
  • TLindgren - Friday, June 10, 2022 - link

    No, 64/80-bit (ECC) DDR5 sticks doesn't have two channels, they have "two independent *sub-channels*" - check any DDR5 memory chip spec sheet if you don't believe me.

    Some of the SP5/Genoa reports specifically mention 12 channels/24 sub-channels too, just to be safe even though it's not strictly speaking ambiguous.

    Given that it's guaranteed to allow (and almost always use) ECC memory the physical memory interface isn't 64-bit per channel, it's 64/80-bit though only 64-bit ends up visible.

    The reason why it needs 80-bit for ECC instead of 72-bit like older DDR standards is due to these subchannels, since they're "independent" the ECC needs to be done on them individually so they're each 40-bit width to allow for SECDED correction.

    You need a minimum of 7 extra bits for 32-bit SECDED, 8 bits is enough for 64-bit SECDED, so in theory they could have gone with 39-bit subchannels for DDR5 ECC but that made no sense - all DDR5 memory chips are either 4, 8 or 16-bit wide so "78-bit" wouldn't save anything.
    Reply
  • Andresen - Tuesday, June 14, 2022 - link

    Thanks for making it clear.

    I guess it will be the cause of some confusion with channels and sub-channels. In the announcement of AMD Ryzen 7000 on this website Gavin Bonshor write 'AM5 also brings quad-channel (128-bit) DDR5 support to AMD's platforms, which promises a significant boost in memory bandwidth'. Se https://www.anandtech.com/show/17399/amd-ryzen-700... in the section: 'AMD's AM5 Platform: Socket LGA1718 with Three New Chipsets.....'.

    In this case I guess the author is talking about quad-subchannels.
    Reply
  • schujj07 - Wednesday, June 15, 2022 - link

    That is correct the author is talking about the number of sub-channels. You will still calculate the bandwidth the same way. 8 (number of bytes in a 64bit channel) * <number of channels> * <RAM speed> = RAM Bandwidth Reply

Log in

Don't have an account? Sign up now